Dyllan P. Britz

3887 Crescent Cove Place • Tarpon Springs FL

727-741-5278 • dbritz2002@gmail.com

Skills

**Languages:** C, C++, SQL, Assembly, python, Java, Html, VHDL, Verilog, and PLC programming.

**Software:** STM32, TouchGFX, Git, Github, Jira, Visual Studio, Linux, MATLAB/Simulink, Azure Devops, Xilinx ISE, RARS, Vivado, and cadence virtuoso.

**Hardware:** Logic analyzers, oscilloscopes, function generators, multimeters, soldering irons, and power supplies.

EDUCATION

University of South Florida Tampa, FL

**Bachelor of Science in Computer Engineering**  May 2024

USF GPA 3.15

East Lake High School Tarpon Springs FL

High School Diploma GPA: 4.39 May 2020

EXPERIENCE

 Touchpoint Medical Odessa, FL

 Software / Firmware Engineer 02/13/23 - Present

* Created my own MODBUS protocol for interfacing with devices.
* Used Azure DevOps for documentation control, as well as making testing applications for assembly and vendors to test my firmware designs.
* Worked on workflow for major carts and firmware/software development and optimization.
* Designed and tested custom PCBs for controlling carts, and small objects like pods
* Helped with ECN’s and other document control for electrical for firmware, and for software within the company

Panera Bread Hillsborough county FL

 Shift Supervisor Summer 2022-02/13/23

* Focused on food cost, product levels, and staffing management
* Kept staff motivated and on task during all hours, and managed on-hand cash and deposits

Projects

STM32 integrated design system

* Controlled designing firmware for new carts that integrated different lift systems, batteries, LEDs, screens, and drawers using different communication protocols like RS485 MODBUS, UART, and simple GPIO controls.
* Documentation and commenting of code to ensure readability.
* Helped design custom PCB for carts, and helped test and modify as needed.

Cadence Virtuoso CMOS/VLSI

* Created an array multiplier ASCII chip from scratch by designing every individual transistor or circuit.
* Tested circuit to ensure proper outputs for all viable test cases.